

IN THE CLAIMS:

Please amend the claims as follows. The claims are in the format required by 35 C.F.R. § 1.121.

1. (Canceled)

2. (Currently amended) ~~The system of claim 1~~ A system comprising:

a clock source;

a first counter coupled to receive a clock signal from the clock source and configured to count cycles of the clock signal in a sample period corresponding to a first digital data stream;

a second counter coupled to receive the clock signal from the clock source and configured to count cycles of the clock signal in a sample period corresponding to a second digital data stream; and

a data processor coupled to the first and second counters and configured to read a first number of cycles counted by the first counter and a second number of cycles counted by the second counter, and convert at least one of the first and second digital data streams from a corresponding input sample rate to a predetermined sample rate based on the number of cycles counted in the corresponding digital data stream,

wherein the first counter is configured to count cycles corresponding to the first digital data stream by incrementing once for each cycle after a frame sync signal is received in the first digital data stream and wherein the second counter is configured to count cycles corresponding to the second digital data stream by incrementing once for each cycle after a frame sync signal is received in the second digital data stream.

3-11. (Canceled)

12. (Currently amended) ~~The method of claim 11~~A method comprising:
receiving a clock signal from a clock source;
receiving a first digital data stream;
receiving a second digital data stream;
counting a first number of cycles of the clock signal in a sample period corresponding to
a first digital data stream and a second number of cycles of the clock signal in a
sample period corresponding to a second digital data stream, wherein counting
the first number of cycles for the first digital data stream comprises incrementing
a first counter once for each cycle after a frame sync signal is received in the first
digital data stream and counting the second number of cycles for the second
digital data stream comprises incrementing a second counter once for each cycle
after a frame sync signal is received in the second digital data stream; and
converting at least one of the first and second digital data streams from a corresponding
input sample rate to a predetermined sample rate based on the number of cycles
counted for the corresponding digital data stream.
13. (Original) The method of claim 12, wherein counting the first number of cycles for the
first digital data stream further comprises reading a first value from the first counter and wherein
counting the second number of cycles for the second digital data stream further comprises
reading a second value from the second counter.
- 14-21. (Canceled)

22. (New) A system comprising:

a sample rate converter configured to receive a first input digital data stream and a second input digital data stream and to convert each of the first and second input digital data streams from corresponding input sample rates to a predetermined output sample rate;

wherein the sample rate converter includes

a clock source,

a first counter coupled to receive a clock signal from the clock source and configured to count cycles of the clock signal in a sample period of the first input digital data stream,

a second counter coupled to receive the clock signal from the clock source and configured to count cycles of the clock signal in a sample period of the second input digital data stream, and

a data processor coupled to the first and second counters and configured to read a first number of cycles counted by the first counter and a second number of cycles counted by the second counter, estimate a first input sample rate of the first input digital data stream, calculate a second input sample rate of the second input digital data stream by multiplying the first input sample rate by the ratio of the second number of cycles to the first number of cycles, and convert each of the first and second input digital data streams from the corresponding input sample rates to the predetermined output sample rate.

23. (New) The system of claim 22, wherein the sample rate converter is further configured to receive a third input digital data stream and to convert the third input digital data stream from a corresponding input sample rate to the predetermined output sample rate,
- wherein the sample rate converter includes a third counter coupled to receive the clock signal from the clock source and configured to count cycles of the clock signal in a sample period of the third input digital data stream,
- wherein the data processor is coupled to the third counter and is configured to read a third number of cycles counted by the third counter, to calculate a third input sample rate of the third input digital data stream by multiplying the first input sample rate by the ratio of the third number of cycles to the first number of cycles, and convert the third input digital data stream from the third input sample rate to the predetermined output sample rate.
24. (New) The system of claim 22, wherein the first and second input sample rates are restricted to a set of predetermined sample rates.
25. (New) The system of claim 24, wherein the first and second input sample rates are different.
26. (New) The system of claim 22, further comprising one or more low-pass filters configured to filter the first number of cycles and the second number of cycles.
27. (New) The system of claim 22, wherein the data processor is configured to reset the first and second counters each time a succeeding frame sync signal is received.
28. (New) The system of claim 1, wherein the data processor is configured to convert the first input digital data stream from the first input sample rate to the predetermined output sample rate in a first channel, wherein the data processor is configured to convert the second input digital data stream from the second input sample rate to the predetermined output sample rate in a second channel, and wherein wherein at least a portion of a plurality of processing

components of the first and second channels are common to both the first and second channels.

29. (New) The system of claim 22, further comprising a first FIFO and a second FIFO, wherein data from the first digital data stream is stored in the first FIFO and data from the second digital data stream is stored in the second FIFO.

30. (New) The system of claim 22, wherein the sample rate converter is implemented in a pulse-width modulated digital audio amplifier.

31. (New) A method comprising:
receiving a clock signal from a clock source;
receiving a first input digital data stream;
receiving a second input digital data stream;
counting a first number of cycles of the clock signal in a sample period of the first input digital data stream and a second number of cycles of the clock signal in a sample period of the second input digital data stream;
estimating a first input sample rate of the first input digital data stream,
calculating a second input sample rate of the second input digital data stream by multiplying the first input sample rate by the ratio of the second number of cycles to the first number of cycles, and
converting each of the first and second input digital data streams from the corresponding input sample rates to a predetermined output sample rate.

32. (New) The method of claim 31, further comprising
receiving a third input digital data stream;
counting a third number of cycles of the clock signal in a sample period of the third input digital data stream;
calculating a third input sample rate of the third input digital data stream by multiplying the first input sample rate by the ratio of the third number of cycles to the first number of cycles, and

converting the third input digital data stream from the third input sample rate to the predetermined output sample rate.

33. (New) The method of claim 31, further comprising resetting the first and second counters each time a succeeding frame sync signal is received.

34. (New) The method of claim 31, further comprising storing data from the first input digital data stream in a first FIFO and storing data from the second input digital data stream in a second FIFO.

35. (New) The method of claim 31, further comprising low-pass filtering the first number of cycles and the second number of cycles.

36. (New) The method of claim 31, wherein the first and second input sample rates are not restricted to a set of predetermined sample rates.

37. (New) The method of claim 31, wherein the first and second input sample rates are different.

38. (New) The method of claim 31, wherein the method is implemented in a pulse-width modulated digital audio amplifier.